I. Introduction
The discrete Wavelet Transform (DWT) holds both time and frequency information, based on a multiresolution analysis framework when compared to traditional transforms such as the Fast Fourier Transform (FFT) Short Time Fourier Transform (STFT) and the Discrete Cosine Transform (DCT).
Discrete wavelet transform has been used in many fields, such as image and signal processing, signal compression, inter stellar data analysis, digital fingerprints, noise reduction, bio-informatics, geophysics, etc [1] . The well-known image coding standards, namely, MPEG-4 and JPEG2000 have adopted DWT as the transform coder due to its remarkable advantages over the other transforms. For lossy compression, Daubechies 9/7 orthogonal filter is used as the default wavelet filter in JPEG 2000. Efficient implementation of DWT using 9/7 filters in resource-constrained hand-held devices with capability for real-time processing of the computationintensive multimedia applications is, therefore, a necessary challenge. Multiplier-less hardware implementation approach provides a kind of solution to this problem due to its scope for lower hardware-complexity and higher throughput of computation.
Several parallel and pipeline systems that meet the computational requirements of the discrete wavelet transform have been proposed. Some of them need multiprocessor to implement it and the system is complex, time consuming, and costly [1] . The Field programmable gate array (FPGA) provides us a new way to digital signal processing [2] .
Several designs have been proposed for the multiplier, multiplier-less implementation of 1-D DWT based on the principle of multiplier based design (MBD) distributed arithmetic (DA) canonic signed digit (CSD), [1] - [3] . The structure of distributes the bits of the fixed coefficients instead of the bits of input samples. Consequently, the adder-complexity of the structure of depends on the DA-matrix of the fixed coefficients [2] .
Canonic signed digit (CSD) are popular for representing a number with fewest number of non-zero digit. The CSD representation of a number contains the minimum possible number of nonzero bits, thus the name canonic. The CSD representation of a number is unique and CSD numbers cover the range (-4/3, 4/3), out of which the value in the range {-1, 1} are of greatest interest.
Martina et al [5] have approximated the 9/7 filter coefficients and performance of a hardware implementation of the 9/7 filter bank depends on the accuracy of coefficients representation. By that approach, they have significantly reduced the adder-complexity of the 9/7 DWT. Gourav et al [7] have suggested an LUTless DA-based design for the implementation of 1-D DWT. They have eliminated the ROM cells required by the DA-based structures at the cost of additional adders and multiplexors.
Some of them need Rom to implement it and the system is complex, time consuming, and costly [4] The adder-complexity of this structure is significantly higher than the other multiplier-less structures. In this paper, we have proposed an efficient scheme to derive NEDA-based bit-parallel structures, for low-hardware and high-speed computation DWT using 9/7 filters [4] .
The remainder of the paper is organized as follows: mathematical formulation of NEDA-based computation of DWT using 9/7 filter is presented in Section II. The proposed structures are presented in Section III. Hardware and time complexity of the proposed structures are discussed and compared with the existing structures in Section IV. Conclusion is presented in Section V.
II. Mathematical Derivation Of Neda
Let us consider the following sum of products [4] :
Where k B are fixed coefficients and they k C are the input data words. Equation (1) can also be written in the form of a matrix product as: B is the least significant bit (LSB).
Equation (3) can be expressed in matrix form as:
Similarly k C can be represented in two's complemented format as: Now on combining equations (1) and (3), we get-
III. Proposed Architecture
In this paper, we have proposed a multiplier-less architecture for 9/7 wavelet Filter by using NEDA. The filter coefficients of 9/7 wavelet filter are given in table1. We multiply the filter coefficients by 100 for simplification. The mathematical calculation for high pass output is explained by an example. Where h(0), h(1),… h(4) are the Low pass filter coefficients and g(0),g(1)…g(3) are the High pass filter coefficients.
If we take the high pass coefficients g(0),g(1),g(2) and g (3) , and multiply by r(1),r(2),r(3) and r(4) then we get the High pass output H Y of the 9/7 filter as [6] :
Where r(1)=x(1)+x(n-6), r(2)=x(n-1)+x(n-5), r(3)=x(n-2)+x(n-4),r(4)=x(n-3). Let r(1)=1, r(2)=2,r(3)=3,r(4)=4 then   X(n-2) X(n-3) X(n-4) X(n-5) X(n-7) X(n-8) X(n-6) NEDA SCHEME 
IV. Simulation Result
The proposed architecture has very low hardware complexity compared to DA based structures, because DA requires ROM. In the proposed architecture, calculate the high-pass and low-pass wavelet filter output using NEDA scheme. NEDA does not require ROM. Furthermore, only one type of operations-addition, take place during the intermediate stages of computation, greatly simplifying hardware design. What needs special care is the sign output from the adder array, which is simply taking two's complement. In the above example, invert-and-add-1 is all one needs to convert "0011" to "1101= 4 P Y Proposed structure consist only 29 adders, zero mux and 27 registers. In the proposed architecture is better than other architecture in shown the Table 2 . [2] 43 0 9 6 TA Martina et al [5] 27 0 9 6 TA Martina et al. [6] 19 8 9 6 TA Gaurav et al. [7] 15 40 9 6 TA Proposed 29 0 27 6 TA  Xilinx Simulation Implementation the Gourav et al. [5] and proposed architecture has been captured by VHDL and the functionality is verified by RTL and gate level simulation. Comparisons of DA based architecture and NEDA based architecture for 9/7 wavelet filter in show the Table 3 . 
 Synopsis Simulation
To estimate the timing, area and power information for ASIC design, we have used Synopsys Design Compiler to synthesize the design into gate Level. Comparison of Synopsys result in the DA based architecture and NEDA based architecture is given in Table 4 . 
V. Conclusion
We propose a novel distributed arithmetic paradigm named NEDA for VLSI implementation of digital signal processing (DSP) algorithms involving inner product of vectors and vector-matrix multiplication.
Mathematical proof is given for the validity of the NEDA scheme. We demonstrate that NEDA is a very efficient architecture with adders as the main component and free of ROM (free memory), multiplication, and subtraction. For the adder array, a systematic approach is introduced to remove the potential redundancy so that minimum additions are necessary. NEDA is an accuracy preserving scheme and capable of maintaining a satisfactory performance even at low DA precision.
Comparison Xilinx and Synopsis Simulation result architecture is suitable for high speed on-line application. With this architecture the speed of the 9/7 wavelet filter transform is increased, occupied area of the circuit is reduced about 18-25% in the previous DA based architecture and reduced the power about 16-22% in the previous DA based architecture. It has 100% hardware utilization efficiency.
